Abstract-In this paper, novel 3D interconnects suitable for applications in microwave and RF integrated circuit technology have been presented. The interconnect fabrication process and design details are presented. In addition, measured and numerically modeled results of the performance of the interconnects have been shown. The results indicate that the proposed technology has tremendous potential applications in integrated circuit technology.
I. INTRODUCTION
Recently, Microwave and RF integrated circuits (ICs) based on Silicon/Silicon germanium device technology have emerged as a viable alternative to ICs based on 111-V semiconductor device technologies for wireless applications. These applications have experienced an exponential growth during the past few years. Current state-of-the-art digital ICs are also based on silicon technology and have the potential to be mono-lithically integrated with the above analogue ICs. Therefore, it is apparent that future generation of silicon analog circuits would have integrated digital control functions to enable them to make intelligent decisions. These advanced silicon mixed signal ICs would require efficient interconnects to allow combining different transmission media, such as, Coplanar Stripline (CPS) and Coplanar Waveguide (CPW) for maximum design flexibility. In addition, they are useful for enhancing packing density in the vertical direction as in small hand held communication devices. The interconnects have to be small in size for low parasitic coupling capacitances, and simple to fabricate for high yield and low manufacturing cost.
In this paper, we present several new design concepts for three-dimensional (3D) interconnects on a high resistivity (HR) silicon (E,~ = 1 1.7) wafer. The 3D interconnects constitute very small sections of CPS at two levels connected by metallized vias and separated by a thin layer of spin-on-glass (SOG). CPS has the advantages of eliminating backside processing due to it's uniplanar construction, and greatly simplifying vertical integration by the use of metallized vias. In addition, CPS being a slot type of transmission line allows easy integration of other transmission media, such as, slotline, CPW with finite width ground planes and micro-CPS [I] for greater design flexibility. The SOG has the advantage of low dielectric constant (E,, = 3.1) and hence low parasitic coupling capacitance. In addition, the SOG also planarizes the circuit and this facilitates vertical integration [I] . The HR silicon wafer (p > 3000R-cm) has the advantage of lowering the signal attenuation in addition to improving the isolation between adjacent circuits.
In the following sections, first, the fabrication process of vertical interconnects is presented. Next, design considerations for the CPS vertical interconnects treated here are presented. The interconnects that are presented here are: CPS vertically interconnected overpass with a crossover, a CPS vertical interconnect with 180Ophase shift and a CPW vertical interconnect with 180Ophase shift. Last, in the section on results and discussion, first, the measured loss for CPS lines on HR Silicon is presented. Second, the computed results shob ing the performance of the CPS vertically interconnected overpass with a crossover is presented. The Finite Difference Time Domain (FDTD) [2] technique has been used to compute the performance of the CPS vertically interconnected overpass with a crossover. Finally, the measured phase characteristics of the CPS and CPW interconnects with 180" phase shift are presented. The experimental work for the purpose of demonstrating the low loss feature of the interconnects was performed using RT/duroid. The fabrication and characterization of interconnects with SOG-on-HR silicon are currently in progress. It is interesting to note that the measured and FDTD simulated results indicate that the interconnects presented here exhibit very good performance over a broad range of frequencies.
INTERCONNECT FABRICATION
To begin the fabrication process, the lower strip conductor of thickness t , = 0.8 pm is fabricated on the HR Silicon substrate by a lift-off process [3] . Next, the dielectric spacer layer is built-up to the required thickness by multiple spin-coats. Accuglass 5 12 SOG [4] is used as the dielectric spacer layer. The thickness h, of the Accuglass 5 12 SOG used here is 2.0 pm. Lastly, the upper strip conductor of thickness t -2.0 pm is fabricated using the liftoff process once again. Gold metallization is used for the conductors.
? - A CPW 180" Phase shifter with vertically interconnected U-shaped overpass is shown in Figure 3 . In this phase shifter, the CPW center strip conductor and slot widths Sand Ware chosen such that the characteristic impedance ZMCqw, is 50R. The via diameter is chosen to be the same as in Figure I .
IV. RESULTS AND DISCUSSION (a) Measured Loss of CPS on HR Silicon:
In order to estimate the efficiency of the interconnects, the loss per unit length for 50Q CPS is measured for a range of CPS test structures with W ranging from 26 to 133 pm and S ranging from 2 to 10 pm. This range presents typical dimensions encountered in practical circuits. In Figure 4 , the measured loss is presented as a function of Wand frequency. As an example, for a CPS with W = 54 pm and S = 4 pm, the meas-ured loss is of the order of 0.46 dB/mm. The CPS crossover in Figure 1 has a length of about 328 pm between the via pairs and hence the loss is estimated to be about 0.15 dB at 20 GHz. However, instead of choosing such small dimension, if S is chosen to be larger, say IO pm, the corresponding loss for a 50C2 line reduces to about 0.25 dB/mm, roughly reducing the total loss of the CPS crossover to about 0.075 dB at 20 GHz.
(b) CPS vertically interconnected overpass with crossover:
In order to study the performance of this interconnect, the scattering parameters (S-parameters) were computed using the FDTD scheme and they are shown in Figure 5 . The computed S-parameters for the overpass alone indicate that the insertion loss, ( S ? , ) is negligible and that the return loss (SI,) is about -28 dB. The c o m p u t d Sparpeters for the overpass with a crossover shows th,it the insertion loss is still very small. However, SI, has increased from -28 dB to -I 2 dB. This increase in SI , can be offset by providing a step compensation as sho\\n in Figure I . Simulations with the step compensation arc in progress. Computed S,, shows that the coupling betuesn the overpass and the crossover is less than -40 dB.
(c) CPS and CPW vertical interconnects with 180" Phase Shift:
The measured phase characteristics for these circuits are shown in Figures 6 and 7 . In these figures, the phase shift of the interconnect is compared with the phase of an equii alent length of through-line. From the figures, it is obsened that the phase shift of the interconnect is close to 180' o\ er a very broad range of frequencies. The excess loss of the interconnect is close to 0.1 dB. FDTD simulations of the phase shifters are in progress.
V. CONCLUSION
A new 3D interconnect technology suitable for applications in microwave and RF integrated circuits has been proposed. Small sections of Coplanar Striplines connected by metallized vias and separated by a thin layer of spinon-glass have been used to realize a variety of broadband high performance circuits. This technology yields small sized interconnects which are simple to fabricate. As examples, the CPS vertically interconnected overpass R ith a crossover, and 180' CPS and CPW phase shifters have been presented. The results obtained indicate the suitability of the proposed approach in facilitating 3D integration.
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